

MINNOW2 BOARD


Rev : A2


TABLE OF CONTENTS

Page	Index	Page	Index
1	Cover Page	26	DC-DC VOLTAGE
2	Block Diagram	27	GPIO/HW Mapping
3	CPU-DDI/VGA	28	POWER DELIVERY
4	CPU-DDR3-CHA	29	Power Sequence
5	CPU-DDR3-CHB		
6	CPU-PE/HDA/SD/eMMC/Strap		
7	CPU-SPI/CLOCK/RTC/PMC/UART		
8	CPU-USB/LPC/SMB/I2C		
9	CPU-PWR1		
10	CPU-PWR2		
11	CPU-GND		
12	Memory_CHA-1		
13	Memory_CHA-2		
14	uSD CARD CAGE		
15	HDMI / VGA		
16	USB3+USB2		
17	EXPANSION I/O		
18	LAN RTL8111GS-CG		
19	NOT USED		
20	CSI/GPIO Header/UART_DBG		
21	PWR BTN / LED / HOLE		
22	DC-5VSB/3VSB / VCC / VCC3		
23	DC/DC VCORE/GFX		
24	DC/DC VCORE/GFX MOS		
25	DC-DIMM/DDR_VTT		

REVISION HISTORY:

Rev	Date	Notes
A	2014/02/13	INITIAL RELEASE LISTED ADDITIONAL COMPATIBLE PART #'s on ON SPI ROM PAGE20 UPDATED DDR3L PART # on MEM1-MEM4 on PAGES 12-13 LISTED ADDITIONAL COMPATIBLE PART #'s ON DDR3L MEMORIES MEM1-MEM4 on PAGES 12-13
A1	2014/05/02	REWORK BOARD to REV_A1 PAGE 3 - ADD U39 INVERTER FOR HPD SIGNAL PAGE 6 - ADD R354 (0 OHM RES) to tie SD3_WP with SD3_CD#, DNI J6 HEADER. PAGE 7 - CHANGE R36,R98,R99,R103 = 0 OHMS UPDATE Y1, Y2 SYMBOLS UPDATE D5, D10 SYMBOLS PAGE 8 - CHANGE I2C5/I2C6 BUS NAMES PAGE 11 - TURN AROUND and DNI J2 HEADER, CHANGE MP1 HEATSINK PAGE 12 - UPDATE 0.047uF CAP SYMBOLS and MEM2/MEM3 SYMBOLS PAGE 13 - UPDATE 0.047uF CAP, 36R0 RES and MEM1/MEM4 SYMBOLS PAGE 14 - CHANGE R182 to 100K and PU to +V1P8S and change R180/R174/R173/R157/R156/R155 to 100K PAGE 15 - DNI R166, CHANGE R28-R30 = 10K PAGE 16 - DNI R115, UPDATE U32, L1/L2 SYMBOLS PAGE 17 - ADD PCIE TEST POINT VIAS (TP19-TP24), ADD +VSB to R18, +V1P8S TO R20, STUFF R21, CHANGE R6 PU FROM +V1P8A to +V1P8S, CHANGE R7 FROM 20K to 1K, CHANGE I2C6_SCL/SDA net names PAGE 18 - UPDATE Y3, J8 SYMBOL, ADD TP17-TP18 TEST POINTS PAGE 20 - UPDATE U3, D8 SYMBOLS, CHANGE R147 to 100K and PU TO +3VSB, UPDATE I2C5_SCL/SDA NET NAMES PAGE 21 - CHANGE BOARD MTG HOLE SYMBOLS to SUPPORT 6-32 screw. PAGE 22 - DNI R289, CHANGE R308 to 33 OHMS PAGE 23 - UPDATE CAP SYMBOLS (C36,C39,C61,C62) PS PH1 OPTIMIZE 1.) CHANGE C76,C77,C87 to LOWER ESR CAP 2.) CHANGE C40,C59 FROM 0.022uF to 0.047uF 3.) CHANGE R93 FROM 3.32KOHM to 2.6KOHM 4.) CHANGE R194 FROM 33KOHM to 80.6KOHM 5.) CHANGE R247 FROM 30KOHM to 80.6KOHM 6.) CHANGE R200 FROM 3.6KOHM to 3.32KOHM PAGE 25 - CHANGE C129 TO LOWER ESR CAP PAGE 27 - UPDATE GPIO SETTINGS DOCUMENTATION
A2	2014/10/22	REWORK BOARD to REV_A2 PAGE 23 - PS PH2 OPTIMIZE 1.) CHANGE R63 FROM 3.57KOHM to 2.67KOHM 2.) CHANGE R250 FROM 3.01KOHM to 2.61KOHM 3.) CHANGE R200 FROM 3.32KOHM to 2.43KOHM 4.) CHANGE R93 FROM 2.6KOHM to 2.21KOHM 5.) CHANGE C185 FROM 33pF to 68pF PAGE 7 - INSTALL R278 - FROM DNI to 1KOHM <i>This work is licensed under the Creative Commons Attribution-Share Alike 3.0 Unported License. To view a copy of this license, visit http://creativecommons.org/licenses/by-sa/3.0/ or send a letter to Creative Commons, 171 Second Street, Suite 300, San Francisco, California, 94105, USA.</i> <i>All derivative works are to be attributed to CircuitCo LLC.</i> <i>For more information, see http://creativecommons.org/licenses/by-sa/3.0/</i>

  Printed Circuit Board Solutions	FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG LICENSE CC-BY-SA		
	MINNOWBOARD2		
1380 Presidential Dr Ste#100 Richardson, TX 75081	Size Custom	Date Modified Sunday, November 16, 2014	DWG NO 002-0004205 Rev A2
Engineer(s) MINNOW_TEAM		Sheet 1 of 29	




		FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG	
		<i>LICENSE CC-BY-SA</i>	
MINNOWBOARD2 - BLOCK DIAGRAM			
Size	Date Modified	DWG NO	Rev
Custom	Sunday, November 16, 2014	002-0004205	A2
Engineer(s)		Sheet	
MINNOW_TEAM		2	of 29




1380 Presidential Dr Ste#100
Richardson, TX 75081

FOR HDMI VIDEO/AUDIO,
REVERSE BIT CONNECTIONS
FROM (0:2) TO (2:0), BIT3
IS THE CLOCK SIGNAL.

STRAIGHT BIT ORDER is
for EDP ONLY
HDMI



REWORK -
ADD LVC1G14
BUFFER TO HPD
SIGNAL BEFORE
GOING TO SOC



Bay Trail-M Remove eDP Port

Bay Trail-I MCSI Port








FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG

LICENSE CC-BY-SA

MINNOWBOARD2 - CPU-DDI/VGA

1380 Presidential Dr Ste#100 Richardson, TX 75081	Size Custom	Date Modified Sunday, November 16, 2014	DWG NO 002-0004205	Rev A2
Engineer(s) MINNOW_TEAM	Sheet 3	of 29		




BAYTRAIL_1
REV = 1.0
DRAM0 SECTION




FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG
LICENSE CC-BY-SA

MINNOWBOARD2 - CPU-DDR3-CHA

1380 Presidential Dr Ste#100 Richardson, TX 75081	Size Custom	Date Modified Sunday, November 16, 2014	DWG NO 002-0004205	Rev A2
Engineer(s) MINNOW_TEAM	Sheet 4	of 29		




  <small>Printed Circuit Board Solutions</small>	<p>FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG</p> <p style="text-align: right;"><i>LICENSE CC-BY-SA</i></p>													
	<p>MINNOWBOARD2 - CPU-DDR3-CHB</p>													
<p>1380 Presidential Dr Ste#100 Richardson, TX 75081</p>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <th>Size</th> <th>Date Modified</th> <th>DWG NO</th> <th>Rev</th> </tr> <tr> <td>Custom</td> <td>Sunday, November 16, 2014</td> <td>002-0004205</td> <td>A2</td> </tr> </table>	Size	Date Modified	DWG NO	Rev	Custom	Sunday, November 16, 2014	002-0004205	A2	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td>Engineer(s)</td> <td>Sheet</td> </tr> <tr> <td>MINNOW_TEAM</td> <td>5 of 29</td> </tr> </table>	Engineer(s)	Sheet	MINNOW_TEAM	5 of 29
Size	Date Modified	DWG NO	Rev											
Custom	Sunday, November 16, 2014	002-0004205	A2											
Engineer(s)	Sheet													
MINNOW_TEAM	5 of 29													




BOM Option

Hardware Identification (HW ID)
"001" = Revision X3




REWORK -
ADD RESISTOR R354 TO
CONNECT SD3_WP TO SD3_CD#



HW STRAP



STRAP RESISTORS SHOULD BE PLACED CLOSE TO SOC



Top Swap(A16 Override)

H	Top address bit is unchanged
L	Top address bit is inverted

Strap Pin	Function
GPIO_S0_SC63 (LPE_I2S_FRM)	BIOS Boot Selection 0=LPC *1=SPI
GPIO_S0_SC65 (LPE_I2S_DATOUT)	Security Flash Descriptors 0=Override *1=Normal Operation




FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG

LICENSE CC-BY-SA

MINNOWBOARD2 - CPU-PE/HDA/SD/eMMC/Strap


1380 Presidential Dr Ste#100 Richardson, TX 75081	Size: Custom	Date Modified: Sunday, November 16, 2014	DWG NO: 002-0004205	Rev: A2
Engineer(s): MINNOW_TEAM	Sheet: 6	of: 29		

UPDATE Y2 SYMBOL






RTL8111GS-CG LAN

EXPANSION BUS




REWORK CHANGE FROM 22 OHMS to 0 OHMS


To DEDIPROG HDR AND MUX - PG20




UPDATE D5 SYMBOL




SoC Internal Pull high



Level Shifter



UPDATE D10 SYMBOL



UPDATE Y1 SYMBOL

minnowboard.org
circuitco
 Printed Circuit Board Solutions






FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG

LICENSE CC-BY-SA












MINNOWBOARD2 - CPU-SPI/CLOCK/RTC/PMC/UART

Size	Date Modified	DWG NO	Rev
Custom	Sunday, November 16, 2014	002-0004205	A2
Engineer(s)	MINNOW_TEAM		Sheet 7 of 29


1380 Presidential Dr Ste#100
 Richardson, TX 75081



BAYTRAIL_I
 REV = 1.0
 6 OF 13



UPDATE
 J4 SYMBOL - PCB FOOTPRINT ADJUST
 PIN1 - ID - BIG MARK
 PIN1 REF - PHYSICALLY TURN AROUND HEADER



REWORK
 CHANGE NAME FROM LSS_I2C_SCL/SDA to I2C5_SCL/SDA

LOW SPEED SERIAL I2C BUS

EXPANSION I2C BUS
 REWORK CHANGE NAME FROM EXP_I2C_SCL/SDA to I2C6_SCL/SDA

GROUNDING THESE PINS THROUGH 0 OHM RESISTORS



FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG



LICENSE CC-BY-SA

MINNOWBOARD2 - CPU-USB/LPC/SMB/I2C

Size	Date Modified	DWG NO	Rev
Custom	Sunday, November 16, 2014	002-0004205	A2

Engineer(s) MINNOW_TEAM Sheet 8 of 29

1380 Presidential Dr Ste#100
 Richardson, TX 75081




















Printed Circuit Board Solutions

FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG

LICENSE CC-BY-SA





MINNOWBOARD2 - CPU-PWR1/TPM/LPC			
Size	Date Modified	DWG NO	Rev
Custom	Sunday, November 16, 2014	002-0004205	A2
Engineer(s)		Sheet	
MINNOW_TEAM		9	of 29





FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG
 LICENSE CC-BY-SA

MINNOWBOARD2 - CPU-PWR2			
Size	Date Modified	DWG NO	Rev
Custom	Sunday, November 16, 2014	002-0004205	A2
Engineer(s)	MINNOW_TEAM	Sheet	10 of 29

1380 Presidential Dr Ste#100
 Richardson, TX 75081



**REWORK
TURN AROUND C153 & J2
PINOUT PIN1=5V**











 Printed Circuit Board Solutions	FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG			LICENSE CC-BY-SA
	MINNOWBOARD2 - CPU-GND			
1380 Presidential Dr Ste#100 Richardson, TX 75081	Size Custom	Date Modified Sunday, November 16, 2014	DWG NO 002-0004205	Rev A2
Engineer(s) MINNOW_TEAM			Sheet 11 of 29	








UPDATE MEM2 SYMBOL - 256Mx16

UPDATE MEM3 SYMBOL - 256Mx16

UPDATE CAP SYMBOLS



NOTE: COMPATIBLE DDR3L MEMORIES FOR THE MINNOWMAX ARE THE FOLLOWING: MICRON MT41K128M16HA-125:D, MICRON MT41K256M16HA-125:E, MICRON MT41K512M16TNA-125:X



minnowboard.org
circuitco
 Printed Circuit Board Solutions

FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG

LICENSE CC-BY-SA


MINNOWBOARD2 - Memory CHA-1

Size	Date Modified	DWG NO	Rev
Custom	Sunday, November 16, 2014	002-0004205	A2
Engineer(s)	MINNOW_TEAM		Sheet 12 of 29


1380 Presidential Dr Ste#100
 Richardson, TX 75081

UPDATE CAP SYMBOLS


UPDATE MEM1 SYMBOL - 256Mx16



UPDATE MEM4 SYMBOL - 256Mx16







UPDATE 36R0 SYMBOLS



NOTE: COMPATIBLE DDR3L MEMORIES FOR THE MINNOWMAX ARE THE FOLLOWING:
MICRON MT41K128M16HA-125:D,
MICRON MT41K256M16HA-125:E,
MICRON MT41K512M16TNA-125:X

Swap Circuit

Swap Circuit



minnowboard.org
circuitco
 Printed Circuit Board Solutions

FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG

LICENSE CC-BY-SA


MINNOWBOARD2 - Memory CHA-2

Size	Date Modified	DWG NO	Rev
Custom	Sunday, November 16, 2014	002-0004205	A2
Engineer(s)	MINNOW_TEAM		Sheet 13 of 29


1380 Presidential Dr Ste#100
 Richardson, TX 75081

REWORK -
 R180,R174,R173,
 R157,R156,R155
 CHANGE
 FROM 10K
 TO 100K

REWORK -
 R182
 CHANGE
 to 100K &
 PU TO V1P8S




NOVA CAP 1808
 FOR ESD AND
 CONDUCTED
 IMMUNITY


  Printed Circuit Board Solutions		FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG <i>LICENSE CC-BY-SA</i>	
MINNOWBOARD2 - uSD CARD CAGE			
Size	Date Modified	DWG NO	Rev
Custom	Sunday, November 16, 2014	002-0004205	A2
Engineer(s) MINNOW_TEAM		Sheet	14 of 29

1380 Presidential Dr Ste#100
 Richardson, TX 75081


REWORK -
REPLACE
R28, R29, R30
with 10K



REWORK - DNI
R166, R167



Place PS CAPS as close as possible to U17 device pin




HDMI_TXn_DP/N should be longer than HDMI_CLK_DN/P

HDMI - Charge Pump/
ESD/Level
Translator

uHDMI Connector Type D
NEW TYPE - 4 THRU-HOLE
MECHANICAL GUIDE PINS

PCB FOOTPRINT
CHANGE P1
CONNECTOR
MAKING HOLE
SLOTS SMALLER




FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG

LICENSE CC-BY-SA

MINNOWBOARD2 - uHDMI

Size	Date Modified	DWG NO	Rev
Custom	Sunday, November 16, 2014	002-0004205	A2
Engineer(s)	MINNOW_TEAM		Sheet 15 of 29

1380 Presidential Dr Ste#100
Richardson, TX 75081






Printed Circuit Board Solutions


FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG

LICENSE CC-BY-SA

MINNOWBOARD2 - USB3+USB2			
Size	Date Modified	DWG NO	Rev
Custom	Sunday, November 16, 2014	002-0004205	A2
Engineer(s)		Sheet	
MINNOW_TEAM		16	of 29

1380 Presidential Dr Ste#100
Richardson, TX 75081

**EXPANSION HS CONNECTOR WITH
mPCIE, mSATA, I2S AUDIO, GPIO, and XDP I/O**









circuitco
Printed Circuit Board Solutions



FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG

LICENSE CC-BY-SA


MINNOWBOARD2 - EXPANSION CONNECTOR I/O			
Size	Date Modified	DWG NO	Rev
Custom	Sunday, November 16, 2014	002-0004205	A2
Engineer(s)		MINNOW_TEAM	Sheet 17 of 29



UPDATE J8 RJ-45 SYMBOL




ISOLATION PIN WAIT FOR SYSTEM POWER UP






Ca RTL8111GS-CG-X

8106E : NC PIN - 3,6,7,9,10,11,22,24



OVERLAP SR82 and SR106 so ONLY 1 RESISTOR CAN BE INSTALLED AT A TIME.



FOR ESD AND CONDUCTED IMMUNITY

BOM Difference

	RTL8111GS-CG (SWR mode) 1000M	RTL8111G-CG (LDO mode) 1000M	RTL8106E-CG (LDO mode) 10/100M
Ca	RTL8111GS	RTL8111G	RTL8106E
Cb	None	None	None
Cc	USBX2-LAN-1000	USBX2-LAN-1000	USBX2-LAN-100
Cd	X	X	V
Ce	0-04	0-04	.01U-25VX-04
Cf	V	V	X
Cg	L	R	X
Ch	V	X	X

DEFAULT

minnowboard.org
circuitco
 Printed Circuit Board Solutions

FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG

LICENSE CC-BY-SA

MINNOWBOARD2 - LAN RT8111GS-CG

Size	Date Modified	DWG NO	Rev
Custom	Sunday, November 16, 2014	002-0004205	A2
Engineer(s)	MINNOW_TEAM		Sheet 18 of 29

1380 Presidential Dr Ste#100
Richardson, TX 75081

5

4

3

2

1

D

D

C

C

B

B

A

A

  <small>Printed Circuit Board Solutions</small>	FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG		
	<i>LICENSE CC-BY-SA</i>		
MINNOWBOARD2 - AUDIO-ALC282			
1380 Presidential Dr Ste#100 Richardson, TX 75081	Size Custom	Date Modified Sunday, November 16, 2014	DWG NO 002-0004205
	Engineer(s) MINNOW_TEAM	Sheet 19 of 29	Rev A2



5

4

3

2

1









Printed Circuit Board Solutions

FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG

LICENSE CC-BY-SA


MINNOWBOARD2 - SPI PROM/LSS HEADER			
Size	Date Modified	DWG NO	Rev
Custom	Sunday, November 16, 2014	002-0004205	A2
Engineer(s)		Sheet	20 of 29
MINNOW_TEAM			

1380 Presidential Dr Ste#100
Richardson, TX 75081



CHANGE MTG HOLES TO
6/32

BOARD HOLES - 4 TOTAL - 1 in EACH CORNER





FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG

LICENSE CC-BY-SA


MINNOWBOARD2 - PWR BTN / LED / HOLES

1380 Presidential Dr Ste#100 Richardson, TX 75081	Size Custom	Date Modified Sunday, November 16, 2014	DWG NO 002-0004205	Rev A2
Engineer(s) MINNOW_TEAM	Sheet 21	of 29		

DC_IN 5V




+3.3VSB / Boost +10V



+PS_3VSB
Imax. 4.8A
Current limit. 8A
Vo=3.3V/6A


EuP Control





17.21 FP_PWRBTN >> R308 33R0
7.25 SLP_S4_L >>

PG High when +PS_3VSB OVER than 95%
PG Low when +PS_3VSB Under than 85%

+5VSB & +3VSB



+VCC3 & +VCC




FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG

LICENSE CC-BY-SA

MINNOWBOARD2 - DC-5VSB/3VSB / VCC / VCC3	
Size	DWG NO
Custom	002-0004205
Engineer(s)	MINNOW_TEAM
Date Modified	22 of 29
Rev	A2

1380 Presidential Dr Ste#100
Richardson, TX 75081





Printed Circuit Board Solutions



FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG

LICENSE CC-BY-SA



MINNOWBOARD2 - +5VSB/+3VSB	
Size C	Date Modified Sunday, November 16, 2014
DWG NO 002-0004205	Rev A2
Engineer(s) MINNOW_TEAM	Sheet 23 of 29

1380 Presidential Dr Ste#100
 Richardson, TX 75081

VCORE PHASE



GFX PHASE



 <small>Printed Circuit Board Solutions</small>	FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG		
	<small>LICENSE CC-BY-SA</small>		
MINNOWBOARD2 - DC/DC Vcore/GFX MOS			
Size Custom	Date Modified Sunday, November 16, 2014	DWG NO 002-0004205	Rev A2
Engineer(s) MINNOW_TEAM		Sheet 24 of 29	


VDIMM

$$F = (V_{in} - 0.5) / 3 \mu A \cdot R_{on} \cdot R_{ton}$$

$R_{on} = 806K$, $F = 285KHz$

RT8207M S3 and S5 truth table

STATE	S3	S5	VDDQ	MTTREF	VTT
S0	Hi	Hi	on		on
S3	Lo	Hi	on		Off(Hi-Z)
S4/S5	Lo	Lo	Off	discharge	Off











FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG

LICENSE CC-BY-SA

MINNOWBOARD2 - DC-DIMM/DDR VTT

Size	Date Modified	DWG NO	Rev
Custom	Sunday, November 16, 2014	002-0004205	A2
Engineer(s)	MINNOW_TEAM		Sheet 25 of 29

1380 Presidential Dr Ste#100
Richardson, TX 75081



minnowboard.org
circuitco
Printed Circuit Board Solutions

FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG

LICENSE CC-BY-SA

MINNOWBOARD2 - DC-DC VOLTAGE

Size	Date Modified	DWG NO	Rev
Custom	Sunday, November 16, 2014	002-0004205	A2
Engineer(s)	MINNOW_TEAM		Sheet 26 of 29

1380 Presidential Dr Ste#100
Richardson, TX 75081

PCH-GPIO function


Pin Name	Power Well	Usage	Boot Set
GPIO_S5[00]	1P8VSB, 20k,H	SOC_GPIO_S5_0 (LSS CONN)	GPO
GPIO_S5[01]	1P8VSB, 20k,H	SOC_GPIO_S5_1 (LSS CONN)	GPO
GPIO_S5[02]	1P8VSB, 20k,H	SOC_GPIO_S5_2 (LSS CONN)	GPO
GPIO_S5[03]	1P8VSB, 20k,H	mPCIE_WAKEB	GPI
GPIO_S5[04]	1P8VSB, 20k,L	OPEN	GPO
GPIO_S5[05]	1P8VSB, 20k,L	BOM OPTION	GPI
GPIO_S5[06]	1P8VSB, 20k,L	BOM OPTION	GPI
GPIO_S5[07]	1P8VSB, 20k,L	BOM OPTION	GPI
GPIO_S5[8]	1P8VSB, 20k,H	HDMI_DC_DC ENABLE	GPO
GPIO_S5[9]	1P8VSB, 20k,H	HDMI LD SWITCH ENABLE	GPO
GPIO_S5[10]	1P8VSB, 20k,H	TXE UNLOCK control	GPO
GPIO_S0_SC[022]	1P8V, 20k,H	OPEN	GPO
GPIO_S0_SC[023]	1P8V, 20k,H	XDP_H_OBSDATA_A0	GPO
GPIO_S0_SC[024]	1P8V, 20k,H	XDP_H_OBSDATA_A1	GPO
GPIO_S0_SC[025]	1P8V, 20k,H	XDP_H_OBSDATA_A2	GPO
GPIO_S0_SC[026]	1P8V, 20k,H	XDP_H_OBSDATA_A3	GPO
GPIO_S0_SC[027]	1P8V, 20k,H	EXPANSION_BUS GPIO1	GPO
GPIO_S0_SC[028]	1P8V, 20k,H	EXPANSION_BUS GPIO2	GPO
GPIO_S0_SC[029]	1P8V, 20k,H	EXPANSION_BUS GPIO3	GPO
GPIO_S0_SC[030]	1P8V, 20k,H	EXPANSION_BUS GPIO4	GPO
GPIO_S0_SC[058]	1P8V, 20k,L	GPIO reserved	GPO
GPIO_S0_SC[059]	1P8V, 20k,L	GPIO reserved	GPO
GPIO_S0_SC[060]	1P8V, 20k,L	GPIO reserved	GPO
GPIO_S0_SC[057]	1P8V, 20k,H	Debug Port UART3 TXD	UART
GPIO_S0_SC[061]	1P8V, 20k,H	Debug Port UART3 RXD	UART

Interrupt mapping

Function	INT# port	PCIe*1 port	Device
LAN	INTC#	port 2	RTL8111GS-CG

Signal Name	Function	Default	Strap Exit	Strap Description
GPIO_S0_SC[056]	Legacy	1b	PMC_CORE_PWROK de-asserted	Top Swap (A16 Override) 0 = Top address bit is unchanged 1 = Top address bit is inverted
GPIO_S0_SC[063]	Legacy	1b	PMC_CORE_PWROK de-asserted	BIOS Boot Selection 0 = LPC 1 = SPI
GPIO_S0_SC[065]	Legacy	1b	PMC_CORE_PWROK de-asserted	Security Flash Descriptors 0 = Override 1 = Normal Operation
DDI0_DDCDATA	Display	0b	PMC_CORE_PWROK de-asserted	DDI0 Detect 0 = DDI0 not detected 1 = DDI0 detected
DDI1_DDCDATA	Display	0b	PMC_CORE_PWROK de-asserted	DDI1 Detect 0 = DDI1 not detected 1 = DDI1 detected

  Printed Circuit Board Solutions	FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG			LICENSE CC-BY-SA
	MINNOWBOARD2 - GPIO/HW MAPPING			
1380 Presidential Dr Ste#100 Richardson, TX 75081	Size Custom	Date Modified Sunday, November 16, 2014	DWG NO 002-0004205	Rev A2
Engineer(s) MINNOW_TEAM		Sheet 27 of 29		



Bay Trail - M Bay Trail - I		
VCORE	SVID	13A
VNN	SVID	15A
V1P35S	1.35V	1.3A
V1P8A	1.8V	65mA
V1P8S	1.8V	10mA
V1P5S	1.8V	N/A
V3P3A	3.3V	50mA
V3P3S	3.3V	33mA
V1P0A	1.0V	325mA
V1P0S	1.0V	2.75A
V1P05S	1.05V	1.0A
V1P2A	N/A	N/A
V1P2S	1.2V	21.3mA
VRTC	RTC	160uA

ALC282		
AVDD	5.0V	N/A
DVDD	3.3V	N/A
PVDD	1.8V	N/A

LAN RTL8111GS		
VDD3P3	3.3V	370 mA
VDD1P0	1.0V	300mA

eMMC		
VCC	3.3V	200mA
VCCQ	1.8V	150mA

CSI Connector	
3.3V	70mA

EXPANSION SLOT	
+3.3V_AUX	??A

FRONT USB3 * 1PCS	
5V	0.9A

FRONT USB2 * 1PCS	
5V	0.5A

FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG

LICENSE CC-BY-SA


MINNOWBOARD2 - POWER DELIVERY

Size	Date Modified	DWG NO	Rev
C	Sunday, November 16, 2014	002-0004205	A2
Engineer(s)	MINNOW_TEAM		Sheet 28 of 29

Printed Circuit Board Solutions

1380 Presidential Dr Ste#100
Richardson, TX 75081

PWR Sequence & RST Diagram



FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG

LICENSE CC-BY-SA

MINNOWBOARD2 - POWER SEQUENCE

Size	Date Modified	DWG NO	Rev
Custom	Sunday, November 16, 2014	002-0004205	A2
Engineer(s)	MINNOW_TEAM		Sheet 29 of 29

1380 Presidential Dr Ste#100
Richardson, TX 75081